Power-On-Reset IP_SMIC 40nm
It generates POR_OUT signal to reset the digital logic. The POR_OUT signal is set low if IO supply or core supply falls below the threshold voltage, and will be set high if both of analog supply and digital supply exceed the threshold voltage.
View Power-On-Reset IP_SMIC 40nm full description to...
- see the entire Power-On-Reset IP_SMIC 40nm datasheet
- get in contact with Power-On-Reset IP_SMIC 40nm Supplier