English
Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
You are here:
SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
M31 Serdes PHY IP provides high-performance, multi-lane capability and low power architecture for the high-bandwidth applications. The Serdes IP supports data rates from 1.25G to 10.3125Gbps including XFI, SFI, 10GBASE-KR, CEI, XAUI, USXGMII, QSGMII, and SGMII. With the supports for both TX and RX equalization techniques, the Serdes IP is designed to meet the requirements for different channel conditions.
View SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm) full description to...
- see the entire SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm) datasheet
- get in contact with SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm) Supplier
SerDes IP
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Low-Latency SerDes PMA
- Multi-protocol SerDes PMA
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency