English
You are here:
Simple Micro APB Bus Controller
CoreABC is a simple, low gate count controller for Advanced Microcontroller Bus Architecture (AMBA®) advanced peripheral bus (APB) based designs. In particular, it is targeted to control CoreAI and CorePWM in mixed-signal applications, but it can be used to control any APB or APB3 bus IP core. CoreABC supports a comprehensive assembler-based configurable instruction set architecture and extensive and flexible configuration of size and feature options allowing it to be tuned to meet the resource constraints and processing power requirements of a wide variety of applications. The instructions executed are either held in a small internal ROM constructed from logic tiles ("hard" configuration), stored in RAM blocks internal to CoreABC ("soft" configuration), or in Fusion or SmartFusion devices, in on-chip nonvolatile memory ("NVM" configuration). The core is easy to configure and program offering efficient local control for use in real-time applications in Microsemi FPGAs.
The core consists of six main blocks:
* Instruction block
* Sequencer
* ALU and flags
* Storage
* ACM
* APB controller
* AMBA3 APB master interface controller
The core consists of six main blocks:
* Instruction block
* Sequencer
* ALU and flags
* Storage
* ACM
* APB controller
* AMBA3 APB master interface controller
View Simple Micro APB Bus Controller full description to...
- see the entire Simple Micro APB Bus Controller datasheet
- get in contact with Simple Micro APB Bus Controller Supplier
Block Diagram of the Simple Micro APB Bus Controller IP Core
Simple Micro APB Bus Controller IP
- I2C Master / Slave Bus Controller
- Direct Memory Access Controller IP Core
- Configurable CAN Bus Controller IP with Flexible Data-Rate
- CAN 2.0 & CAN FD Bus Controller IP
- QSPI FLASH Controller with Execute in place – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- LIN Bus Master/Slave Controller Core