Atria Logic Hybrid Memory Cube verification IP is a reusable, configurable verification component developed using SystemVerilog. The IP offers an easy-to-use and complete verification solution for SoC’s using the HMC Host Controller at the IP level or system-level. The HMC VIP consists of two components:
HMC Device Model b. HMC Analyzer
The Device Model listens on the HMC interface (128-bit) for packets/flits and responds to requests from the Host. The device model VIP is designed to be comply with the HMC Specification v 1.0 and supports all the transaction types mentioned in the specification.
The HMC Analyzer snoops both the TX and RX interfaces of the HMC Device/Host and captures all the packets/flits sent on the bus. It checks the links for compliance with the HMC specification, for example, Link retry, writes and reads. The Analyzer also includes coverage statistics to monitor the number and type of transactions on the HMC interface.
Both these components can be used in tandem or as stand-alone components in the Verification Environment.