USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
JTAG Verification IP
It supports Universal Verification Methodologies (UVM) and legacy methodologies through a unique flexible architecture. It is developed in System Verilog. We provide full access to source code for easy integration of JTAG VIP into the test bench.
View JTAG Verification IP full description to...
- see the entire JTAG Verification IP datasheet
- get in contact with JTAG Verification IP Supplier