Ultra-Low Phase Noise Delta Sigma Fractional-N LC PLL in TSMC 28HPM

Avery Design Systems Announces eMMC and SD Verification IP Solutions
Xilinx Achieves PCI Express Compliance Across its All Programmable 28nm Devices
Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update
Automated ECO Flow for overall cycle time reduction
SoC Interconnect Verification Challenge
Cortex-M0+ a year after: smaller, thriftier and smarter!
FD-SOI Can Deliver Leading-Edge European IC Process Technology
Where Have All the IP Vendors Gone? Part 2: Market Maturation
|
Unicorns, Leprechauns and Reusable Verification IPAgileSoC - Neil JohnsonMay. 15, 2012 |
There are times when I use agilesoc.com to step out on a limb and challenge the general consensus in hardware development. This post would definitely qualify as one of those times.
I don’t think the reusable verification IP we’ve been building is as reusable as we think it is. I don’t think reusable IP is reused as many times as we’d like (if at all). Nor do I think reusable IP is as valuable as we think it is.
There… I said it.
That hasn’t always been my opinion… in fact I used to be a person that preached the exact opposite… but that’s my opinion now and it feels good to get it out.
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.


