MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
View GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM full description to...
- see the entire GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM datasheet
- get in contact with GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM Supplier
GSMC 0.18um ROM IP
- VeriSilicon GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
- VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits
- GSMC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18umLP Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18umOTP Single-Port/Dual-Port SRAM and Diffusion ROM Compiler