Digital Power Grid Overlay -- 20% to 40% Total Digital Dynamic Power Reduction
High performance and low latency hardware accelerated zram/zswap at unmatched power efficiency
SuperRAM is integrated on the SoC as other hardware accelerators, as a master node on the SoC interconnect. Part of the integration includes a software driver so that the zram crypto-compress API sends a command to the SuperRAM accelerator when there is a software-triggered compression and decompression.
View High performance and low latency hardware accelerated zram/zswap at unmatched power efficiency full description to...
- see the entire High performance and low latency hardware accelerated zram/zswap at unmatched power efficiency datasheet
- get in contact with High performance and low latency hardware accelerated zram/zswap at unmatched power efficiency Supplier
DRAM IP
- USB 2.0 PHY TSMC 40LPeDRAM
- Embedded OTP (One-Time Programmable) IP, 4Kx32 bits for 1.2V/2.5V DRAM
- Embedded OTP (One-Time Programmable) IP, 2Kx32 bits for 1.0V/2.6V DRAM
- SMIC 55nm LL SSTL_18/ SSTL_2/ LPDDR/ LVTTL COMBO interface for DRAM application
- SMIC 65nm LL SSTL_18/SSTL_2/LPDDR/LVTTL COMBO interface for DRAM application
- SMIC 65nm LL SSTL_18/ SSTL_2/ LPDDR/ LVTTL COMBO interface for DRAM application