Synthesizable GHz DDR-SDRAM PHY/ DDR-2133 implementation within 4 hours

Synopsys Posts Financial Results for Second Quarter Fiscal Year 2013
Avery Design Systems Announces eMMC and SD Verification IP Solutions
Xilinx Achieves PCI Express Compliance Across its All Programmable 28nm Devices
Automated ECO Flow for overall cycle time reduction
SoC Interconnect Verification Challenge
Build or Buy? The Design Rules Remain the Same
Reuse ROI Proof Point, USB 3.0 SSIC across MIPI M-PHY with a slice of HAM
Cortex-M0+ a year after: smaller, thriftier and smarter!
| 1601 IP Cores (1 - 40) |
Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | Next Page
IP Provider: Give the best exposure to your IPs,
by listing your products for free
in the world's largest Silicon IP catalog (6 500 products from more than
400 companies)
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.


