Typical storage controllers are composed of a communication interface and a Nandflash controller. In this case, all the data flow is managed by the external host processor. This architecture is not able to sustain high performance applications. The NVMe IP core is a powerful data transfer manager to be integrated in the PCIe SSD Controller between the communication interface and the Nandflash controller, therefore off-loading the host CPU. It is fully NVM Express 1.0d compliant.
SSD and server manufacturers benefit from this new technology thanks to the driver standardization. All PCIe SSDs which are NVM Express compliant will be supported by a unique driver, whic leads in a ease of use and a software development cost reduction.
Using pre-validated NVMe IP core, allows to greatly reduce Time-To-Market for storage OEM who wants to benefit from a powerful data transfer manager. The NVMe IP core is full featured, easy to use into FPGA and SoC designs.
Up to 65536 I/O queues
Weighted round robin queue arbitration support
All commands/log management
Asynchronous event management
Legacy interrupt/MSI/MSI-X support
Full NVMe registers support
Automatic NVMe command
AXI stream PCIe interface or proprietary flow bus interface
This is the NVM Express demo from IP-Maker demonstrated at Flash Memory Summit 2012, Santa Clara, CA. The NVMe IP is integrated in a FPGA-based board including all the mandatory features of the NVM Express specification 1.0c. NVMe protocol is observed with a protocol analyzer from Teledyne Lecroy.