One-Time-Programmable (OTP) memory (available in two architectures, Serial and ROM)

VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
Mixel and GDA Technologies Partner to Deliver a Complete UFS MIPI Solution
Imagination signs license agreement with Cavium for MIPSr5 architecture
Low Power Design for Testability
A need for static and dynamic Low Power Verification
Design Ecosystem Collaboration... Priceless!
The Future Of Process Is Wide Open
| 2102 IP Cores (1 - 40) |
Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | Next Page
IP Provider: Give the best exposure to your IPs,
by listing your products for free
in the world's largest Silicon IP catalog (6 500 products from more than
400 companies)
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.


