MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process
View Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process full description to...
- see the entire Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process datasheet
- get in contact with Standard Cell (Generic) Library IP, LVT, 12 tracks, UMC 28nm HLP process Supplier