MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
USB 1.1 PHY IP, UMC 0.13um LL/FSG process
View USB 1.1 PHY IP, UMC 0.13um LL/FSG process full description to...
- see the entire USB 1.1 PHY IP, UMC 0.13um LL/FSG process datasheet
- get in contact with USB 1.1 PHY IP, UMC 0.13um LL/FSG process Supplier