Menta Joins GLOBALFOUNDRIES' FDXcelerator Partner Program
Embedded FPGA IP enables built-in programmability in complex SoCs
Montpellier, France – October 23, 2017 – Menta today announced that it has joined GLOBALFOUNDRIES’ FDXcelerator™ Partner Program. As part of the Program, Menta will provide embedded FPGA (eFPGA) IP that enables a new level of built-in hardware programmability in 22FDX® System-on-Chip (SoC) designs targeting automotive applications such as ADAS, vision processors and ISP.
GF’s FDXcelerator Program provides a framework for partners across the supply chain (EDA, ASIC, test, design, IP and packaging) to integrate products or services into validated design solutions, providing a catalog of offerings that can be re-used and adapted to accommodate a range of customer and application-specific requirements. Leveraging the collaboration under the FDXcelerator program allows customers to design new 22FDX SoCs and move to new advanced FD-SOI process nodes while minimizing development costs and time-to-market.
"Menta and their eFPGA IPs are a complementary addition to GF’s Partner Program,” said Jai Durgam, vice president, Customer Design Enablement at GF. "Their eFPGA IP and associated software provides customers with a solution that enables flexibility in their designs, while at the same time supporting post-production hardware updates that further reduces cost and time to market.”
"Menta is pleased to join the GF’s FDXcelerator Program,” said Vincent Markus, CEO at Menta. “Menta’s eFPGAs are proven on several of GF’s advanced process nodes. Taking this collaboration to the next level, as part of the FDXcelerator program, will now bring the benefits of our eFPGA fabric to a broader range of partners and customers, increasing design flexibility across multiple emerging applications.”
Menta’s eFPGA IP includes customer-defined array sizes for the embedded logic blocks (eLB), embedded application blocks (eAB), and embedded memory blocks (eMB), each of which are customizable in type, number and size to address various markets and applications. The eFPGA IP cores are designed for standard test compatibility with all common test solutions, featuring fault coverage up to 99.8 percent. The eFPGA technology is supplied with Menta’s proven Origami tool chains, including RTL synthesis in VHDL, Verilog or SystemVerilog, as well as support for SDC application design constraints. Menta eFPGA can be fully verified within the customer’s existing design flow.
About Menta
Menta is a privately held company based in Montpellier, France. The company provides embedded FPGA (eFPGA) technology for System on Chip (SoC), ASIC or System in Package (SiP) designs, from EDA tools to IP generation. Menta's technology is based on scalable, customizable and easily programmable architecture created to provide programmability for next-generation ASIC design with the benefits of FPGA design flexibility. Menta’s technology can support any CMOS process node and foundry. For more information, visit the company website at: www.menta-efpga.com
|
Search Silicon IP
Related News
- Mobile Semiconductor's 22nm ULL Memory compiler Joins the GLOBALFOUNDRIES FDXcelerator Partner program
- Synopsys Joins GLOBALFOUNDRIES' FDXcelerator Partner Program to Enable Innovative Designs Using the FD-SOI Process
- CSEM joins GLOBALFOUNDRIES' FDXcelerator Program bringing ultra-lowPower IP to 22FDX process
- Reduced Energy Microsystems Joins FDXcelerator Program to Bring RISC-V IP to GLOBALFOUNDRIES' 22FDX Technology Process
- SiFive Joins FDXcelerator Program to Bring RISC-V Core IP to GLOBALFOUNDRIES' 22FDX Process Technology
Breaking News
- CXL Consortium Announces Compute Express Link 3.2 Specification Release
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2024
- Alphawave IP - Announcement regarding leadership transition
- Global Semiconductor Sales Increase 22.1% Year-to-Year in October; Annual Sales Projected to Increase 19.0% in 2024
- Qualitas Semiconductor's MIPI D-PHY IP Powers Mass Production of Renesas AI MPU
Most Popular
- Now Gelsinger is gone, what is Intel's Plan B?
- SmartDV Licenses SDIO IP Family to Ranix for V2X Products
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- IP players prominent in chiplet's 2024 diary
- Marvell Unveils Industry's First 3nm 1.6 Tbps PAM4 Interconnect Platform to Scale Accelerated Infrastructure
E-mail This Article | Printer-Friendly Page |