arc hs57d 32 bit dual issue processor core and interconnect arcv3dsp isa with i d cache IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Design And Reuse

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for arc hs57d 32 bit dual issue processor core and interconnect arcv3dsp isa with i d cache products
Contact information for arc hs57d 32 bit dual issue processor core and interconnect arcv3dsp isa with i d cache Suppliers

Please log in here to your account.

New user ? Signup here.

Arc hs57d 32 bit dual issue processor core and interconnect arcv3dsp isa with i d cache IP Listing

5 IP Cores

Looking for a specific IP ?
Save time, post your request

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN

The 32-bit N45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, and “N” ...

1
32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)

The 32-bit D45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

2
32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 32-bit A45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

3
High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP

World's first audio DSP IP with RISC-V Vector processor architecture RiVAI-V1 is a dual-issue, Out-of-Order execution, 7-stage pipeline, 32-bit RISC-V processor core that supports the RV32IMFAC ...

4
64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 64-bit AX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

5

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Search for Silicon IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Arc hs57d 32 bit dual issue processor core and interconnect arcv3dsp isa with i d cache IP Listing

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP

64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

Partner with us

List your Products

Design-Reuse.com