powerchip 55nm lcd driver salicide process hv lvt 9 track eco m1 cell library IP core / Semiconductor IP / Silicon IP

|
Company
|
D&R China
|
dr-embedded.com
|
Wiki
|
English Chinese

Login
|
Subscribe to D&R SoC News Alert

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy

Search for Silicon IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Powerchip 55nm lcd driver salicide process hv lvt 9 track eco m1 cell library IP Listing

Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 40nm LP process

Standard Cell (ECO) Library IP, LVT, 9 tracks, UMC 40nm LP process

Standard Cell (ECO) Library IP, HVT, 8 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, LVT, 8 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 55nm LP process

Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 55nm SP process

Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 28nm HLP process

Standard Cell (ECO) Library IP, LVT, 9 tracks, UMC 28nm HLP process

UMC 55nm ULP/HVT Low-K Logic Process Process 6-track ECO M1 Cell Library (C90). W/O deep Nwell.

UMC 55nm ULP/HVT Low-K Logic Process Process 6-track ECO M1 Cell Library (C60). W/O deep Nwell

UMC 55nm ULP/HVT Low-K Logic Process Process 6-track ECO M1 Cell Library (C60) w/ Forward Bias. W/ deep Nwell

UMC 55nm ULP/HVT Low-K Logic Process Process 6-track ECO M1 Cell Library (C90) w/ Forward Bias. W/ deep Nwell

UMC 55nm ULP/LVT Low-K Logic Process Process 6-track ECO M1 Cell Library (C60). W/O deep Nwell

UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C90). W/O deep Nwell.

UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60)

UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60) w/ Forward Bias. W/ deep Nwell

UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C90) w/ Forward Bias. W/ deep Nwell

UMC 55nm ULP/LVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60)

6 track Ultra High Density standard cell library at TSMC 130 nm

Partner with us

List your Products

Design-Reuse.com