Power-On-Reset IP_12nm
It generates POR_OUT signal to reset the digital logic. The POR signal is set low if analog supply or digital supply falls below the threshold voltage, and will be set high if both of analog supply and digital supply exceed the threshold voltage.
View Power-On-Reset IP_12nm full description to...
- see the entire Power-On-Reset IP_12nm datasheet
- get in contact with Power-On-Reset IP_12nm Supplier