Multi-core MPEG-4 video encode partitioning
By Laurent Bonetto, Ram Natarajan, and Dr. R K Singh, Cradle Technologies
October 06, 2006 -- videsignline.com
Partitioning video processing algorithms onto multi-core architectures has been researched for decades, and over this time several techniques of varying efficiency have been developed to divide up the work among the processors. Let's take a closer look at some of these techniques, and see how video processing poses unique challenges to the multi-core processor.
E-mail This Article | Printer-Friendly Page |
Related Articles
- MPEG-4 system layer and A/V containers for wireless video
- MPEG-4 encoder on an embedded parallel DSP
- MPEG-4 is accelerated and footprint reduced by use of a configurable processor core
- Stepping through the processing requirements for MPEG-4
- SoC Configurable Platforms -> Adaptable computing right for MPEG-4
New Articles
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
- SoC NoCs: Homegrown or Commercial Off-the-Shelf?
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Embracing a More Secure Era with TLS 1.3