Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification.
1. You can visualize the relationship of Design, Functional Verification, and Functional Qualification in this way.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Improve functional verification quality with mutation-based code coverage
- Specs eye functional verification, quality
- Out of the Verification Crisis: Improving RTL Quality
- SoC Functional verification flow
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Dynamic Memory Allocation and Fragmentation in C and C++