Analysis: ARC's Configurable Video Subsystems

E-mail Save

Print Talkback

Related Articles

A configurable FPGA-based multi-channel high-definition Video Processing Platform
A Configurable HW/SW Platform for Video Application
Analysis: Tensilica's D1 Video Engine
Creating multi-standard, multi-resolution video engines using configurable processors
Implementing H.264 video compression algorithms on a software configurable processor

Latest Articles

Analog & Mixed Signal IC Debug: A high precision ADC application
Squeeze power efficiency out of processor-based designs -- Part one
Solving FPGA I/O pin assignment challenges
Planning, adopting and implementing adaptive reuse
What if the IP you are looking for does not exist?

Most Popular (Updated Daily)

1 FPGA design from scratch

2 How to calculate CPU utilization

3 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2

4 FPGA Implementation of AES Encryption and Decryption

5 What if the IP you are looking for does not exist?

See the Top 20 >>

August 29, 2007 -- dspdesignline.com

Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1. (The middle of the family range is filled out by the AV 404V, AV 406V, and AV 407V). The AV 40xV family subsystems are intended for compression-centric applications such as camera phones, portable media players, DVB-H and DVD players.

Click here to read more ...


	Add your Opinion

E-mail This Article Printer-Friendly Page