English
An FPGA-to-ASIC case study for refining smart meter design
By Barry Lai, Faraday Technology
EDN (November 9, 2023)
Many embedded system designs are first implemented using FPGAs. This may be for quicker prototyping or to provide a platform for software development. Sometimes, the FPGAs will remain in the design after production begins. But usually, the plan is to convert the FPGA (or FPGAs) to an ASIC for volume manufacturing.
It is easy to think of this conversion as nearly automatic. Just recompile the verified FPGA RTL code using ASIC libraries, verify the resulting netlist, and send the files to a back-end design shop. But to get the best results, the process may not be that simple—especially if there is an opportunity to consolidate multiple chips into the ASIC or if mixed-signal functions are required.
Recently, Faraday Technology participated in such an FPGA-to-ASIC conversion project for a smart electric meter. The design illustrates many of the important nuances of the conversion process. And it shows the importance of finding the right conversion partner.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Faraday Technology Corp. Hot IP
Related Articles
- Case study: optimizing PPA with RISC-V custom extensions in TWS earbuds
- UPF Constraint coding for SoC - A Case Study
- Formal Property Checking for IP - A Case Study
- Enhancing privacy and security in the smart meter lifecycle
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Dynamic Memory Allocation and Fragmentation in C and C++
- PCIe error logging and handling on a typical SoC
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)