OTP/eMTP: Ultra low power 16 bit to 2 Kbit bit NVM in 180nm Standard Logic CMOS process

SoC Silicon and Software Design Cost Analysis: Costs for Higher Complexity Continue to Rise
AMD Unveils Server Strategy and Roadmap
A need for static and dynamic Low Power Verification
Design Ecosystem Collaboration... Priceless!
The Future Of Process Is Wide Open
|
TSMC Tops Intel, Samsung in Capacity!SemiWiki - Daniel NenniMay. 14, 2012 |
While I was marlin fishing in Hawaii last week I missed some interesting comments from TSMC executives at the Technology Symposium in Taiwan, a much different show than the one here in San Jose I’m told. It is good to see TSMC setting the record straight and taking a little credit for what they have accomplished! I’m sorry I missed it but I know quite a few people who didn’t and they were quite impressed.
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.


