English
2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
Industry Expert Blogs
|
TSMC Symposium: EDA/IP Ecosystem Primed for 16, 10nm NodesThe Fuller View Blog - Brian FullerApr. 28, 2014 |
SAN JOSE, Calif. -- 28nm may still be considered the mainstream node, but for leading-edge designers, there is a clear and compelling path from there through 16nm and into even the 10nm design ecosystem.
That was the message last week from Suk Lee, Senior Director, Design Infrastructure Marketing Division, TSMC, who spoke at the annual TSMC Symposium here.
Whether it's design infrastructure (design rules, PDKs, reference flows, and so forth) or IP, TSMC has charted a course deep into the FinFET era that will take design teams well into 2020 and beyond.
Some highlights from Lee's presentation:
