Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Foundries should drive IP quality


Related News

Breaking News

Most Popular (Updated Daily)

EE Times:
Foundries should drive IP quality

 
The future success of the IC industry rests heavily on system-on-chip design. Long-term growth depends on our ability to value relationships between SoC design teams and intellectual-property companies. Proactive and diligent IP management directly influences the success of those efforts.

Proactive collaboration among IP users, foundry and IP suppliers is at a remarkably early stage, however. Most IP is still verified as isolated blocks and does not consider chip-level interdependencies. In addition, various IP verification methodologies are just now coming into use. As a result, the potential value and productivity gains that would result from reintegrating the IC design chain are not always delivered. To address this, TSMC proposes a new model in which IP partnerships are selective and actively managed; IP uniqueness is adaptively managed; and quality is rigorously evaluated so it can be used as a primary criterion in the purchasing decision. This is best accomplished by creating a new SoC team member: the chief IP officer.

IP selection is directly related to the intended function of the target SoC. This means there will be varying degrees of integration with manufacturing processes. Often, other IP is required. The overall responsibility for ensuring IP quality thus rests with all three parties to the design effort: IP developers, device designers and foundries. While proactive management of this process is the responsibility of all parties, the foundries must serve as the main driver for this activity.

By Kurt A. Wolf, director of R&D, and Kenneth C. Weng, deputy director of library and IP quality management, Library and IP Management Division at Taiwan Semiconductor Manufacturing Co. Ltd.

 





E-mail This Article Printer-Friendly Page