Poseidon joins LSI Logic RapidChip Platform ASIC Partner Program, providing performance analysis and acceleration for ARM-based designs
SAN JOSE, CA – May 27, 2005 – Poseidon Design Systems today announced that it has joined the LSI Logic (NYSE: LSI) RapidChip Platform ASIC Partner Program, which offers customers the methodology, IP and technology to develop advanced, next generation solutions. Poseidon’s Triton tool suite provides the ability to perform System-level analysis, optimization and acceleration for Platform ASIC and cell-based ASIC designs. The RapidChip Partner Program reduces time-to-revenue, design risk and system costs by providing Platform ASIC designers with flow-compatible third-party development tools, intellectual property and design services.
“We share a common mission with LSI Logic to enable designer productivity and speed time to market, and we are pleased to be a member of the RapidChip Platform ASIC Partners Program,” stated Ravi Janak, CEO and President of Poseidon Design Systems.
“RapidChip is a great match with the Poseidon Triton Tool suite because together we provide the facility to conceive, analyze, optimize/accelerate, verify and implement scalable ASIC-based systems efficiently and predictably,'' said Farzad Zarrinfar, vice president of worldwide sales and marketing, Poseidon Design Systems.
The Triton Tools environment augments existing design flows to optimize performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives RapidChip designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictably repartition the hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“The combination of the LSI Logic RapidChip Platform ASIC and the Poseidon Triton tools enable designers to make sound technological and business tradeoffs in the pursuit of the optimal design,” said Dr. Gary Delp, director of Platform ASIC Roadmap and Architecture at LSI Logic. “ASIC designers constrained by specifications, scalability, technology, time-to-market, and development costs, can find themselves sacrificing what is optimal for what is practical. With the RapidChip Platform ASIC, the ease of design execution is greatly improved and the results are more optimal. Poseidon’s Triton tools provide an efficient and flexible way to design and evaluate the hardware/software tradeoffs. The benefits of targeted hardware assistance and the resulting lower power and lower cost are compelling and the output from the Triton tools maps quickly to a RapidChip implementation.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
# # #
RapidChip is a trademark of LSI Logic Corporation
|
Related News
- CAST Joins LSI Logic RapidChip Platform ASIC IP Partner Program
- Mentor Graphics Provides Platform Express Solution for LSI Logic RapidChip Platform ASIC Partner Program
- Jennic to provide Serial RapidIO® IP in LSI Logic's RapidChip Platform ASIC Partner Program
- LSI Logic Announces Webcast Of RapidChip Platform ASIC Partner Program Presentations
- LSI Logic Offers Do-254 Certification Support for RapidChip(R) Platform ASIC Aerospace System Designs
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |