Jennic validates its Serial RapidIO intellectual property in silicon
Sheffield, UK, 20 June 2005: Jennic, a leading supplier of system-level intellectual property (IP) cores and semiconductor solutions for the communications market, has successfully demonstrated its Serial RapidIO IP operating in conjunction with solutions from other RapidIO vendors.
Jennic has implemented the IP core as a Serial RapidIO to PCI bridge chip which has been instantiated in both an NEC Electronics ISSPT structured ASIC and an Altera Stratix-GX FPGA. Tests undertaken included passing RapidIO traffic between Jennic's IP core and a Freescale PowerQUICC III processor, via a Serial RapidIO switch fabric composed of Tundra Semiconductor's Tsi568AT Serial RapidIO switch devices and under the control of Fabric Embedded Tools RapidFETT software. This successfully demonstrates the ability of several RapidIO devices to communicate at the different layers of the RapidIO standard.
In order to participate in this testing, Jennic developed a fully integrated Serial RapidIO evaluation platform consisting of a PCI compliant Hardware Inter-operability Platform (HIP) and a comprehensive software package. This provided a variety of RapidIO traffic generation and diagnostic capabilities including the ability to compare received data against transmitted data and to control a number of RapidIO parameters.
"The recently performed successful testing with Jennic's IP and our Tsi568A Serial RapidIO switch will enable customers to design their RapidIO-based systems with greater confidence," said Tom Wilson, director of product management at Tundra Semiconductor. "The availability of silicon proven IP is an important addition to the RapidIO ecosystem and provides customers with an environment to prototype their designs with lower risk and cost." Frank Newcombe, business development manager for wireline IP at Jennic added, "By collaborating with the main players in the RapidIO market space, and validating our IP against their standard products, we ensure that our customers' devices will function correctly when used in their intended application."
By offering its Serial RapidIO IP in a range of technologies, including FPGA, structured ASIC and cell-based ASIC, Jennic enables its customers to prototype their systems in a flexible and low cost environment before moving to production volumes.
Jennic's intellectual property portfolio includes physical layer framers and bus bridges for wide and metro area networks, access network co-processors, line-card connectivity solutions and cellular, low power wireless and data mixed-signal systems. The company's system expertise, advanced IP portfolio and skills in digital, software, mixed-signal and SoC design combine to deliver performance, cost and time-to-market advantages to its system OEM and semiconductor customers.
|
Related News
- Jennic to demonstrate Serial RapidIO IP in silicon
- Comcores Delivers Ultra-fast Common Public Radio Interface (CPRI) v.6.0 Intellectual Property enabling the next generation of silicon devices for LTE-Advanced
- Silicon Vision partners with Mindtree for Bluetooth Low Energy intellectual property solution
- eMemory's NeoEE Technology Advanced into BCD Process Platform, Augment P-Gamma Silicon Intellectual Property Product Range and Accelerate the Integration Power Management ICs
- Global Semiconductor (Silicon) Intellectual Property (IP) Market Worth $5.7 Billion by 2017
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |