SECURITY: CPU ARMed for smaller enterprises
EE Times: SECURITY: CPU ARMed for smaller enterprises | |
Loring Wirbel (10/03/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171201686 | |
Colorado Springs, Colo. SafeNet Inc. has designed an ARM-based security processor specifically for the small- and midsize enterprise market, allowing the T1/T3 market to move to the same single-chip solution characterized at higher speeds. The 51xx family combines an on-chip 450-MHz ARMv4 processor with an in-line data path engine that performs flow classification, packet filtering and processing of such protocols as Network Address Translation and Internet Protocol Secure (IPsec), said Bill Anderson, marketing manager in SafeNet's embedded division.
The packet-forwarding engine, formerly a lookaside engine, has been reimplemented as a full in-line device with dedicated intellectual-property blocks for classification. Its speed has allowed SafeNet to implement three versions of the 51xx family: The 5140 supports bidirectional 45-Mbit/second T3 channels; the 5150 supports bidirectional Fast Ethernet; and the 5160 supports bidirectional 155-Mbit OC-3 lines.
The ARM core can handle higher-layer tasks like Transport Layer Security, so that Secure Sockets Layer (SSL) virtual private networks can be implemented with ARM, even as the in-line processor handles IPsec and other protocols. Anderson said the small and midsize business market is demanding very small systems that can simultaneously handle IPsec, firewall, bulk encryption and SSL VPN.
Interfaces for the processor include dual GMII, PCI-X, 32-bit DDR DRAM, 32-bit SRAM, I2C, GPIO and USB 2.0 On-the-Go.
The three processors are sampling now. SafeNet is also offering evaluation boards, and its QuickSec Unified software as a preintegrated option with chip sets to provide multilayer security applications.
| |
- - | |
Related News
- Digital Core Design Presents DAES XTS Cryptographic CPU for Unparalleled Security
- Andes Technology Corporation Announces Most Advanced Embedded Security Based on Physical Unclonable Functions From Intrinsic-ID Inc. for Its Secure CPU/MCU Cores
- JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies
- Tiempo Secure - CryptoNext Security partnership, bringing High-End Post-Quantic IP Security innovation to the next level.
- Ambiq and PUFsecurity Join Forces on Energy-Efficient, Security-Enhanced SoC with PUF-based Root of Trust
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |