Dense-Pac applies chip-stacking packaging to DSPs
Dense-Pac applies chip-stacking packaging to DSPs
By Semiconductor Business News
August 30, 2000 (8:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000830S0002
GARDEN GROVE, Calif.--Dense-Pac Microsystems Inc. here today introduced a new three-dimensional chip packaging technology for digital signal processors--enabling up to four DSP chips to be stacked on top of each other in a single package. "In system performance, horse power is king," noted Ted Bruce, president and chief executive officer of Dense-Pac. "You have a significant advantage if you can put more under the hood than your competitors." Bruce said his company's new Help-Stack package will enable designers to more than double the performance of systems by stacking multiple DSP chips in 3-D configurations, taking up the board space of one processor. The concept is similar to memory stacking. Dense-Pac said its 3-D stacking technology is suitable for a range of DSP applications, including telecommunications, audio, video, control, and monitoring systems.
Related News
- After TSMC fab in Japan, advanced packaging facility is next
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- Cadence Expands Tensilica IP Portfolio with New HiFi and Vision DSPs for Pervasive Intelligence and Edge AI Inference
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |