Silicon Interfaces announces the release of its new SI85SCC30-A Serial Communication Controller IP
Silicon Interfaces SI85SCC30-A Serial Communication Controller (SCC) is a versatile full-duplex, dual-channel multi-protocol data communication peripheral, with triple-buffered Receiver and double buffered Transmitter. SI85SCC30-A is a refined and upgraded version of its predecessor, SI85SCC30. This SCC is a VHDL-based soft IP, which can be targeted to either Gate Arrays or Cell-based ASICs.
This self contained SCC macro is designed to be incorporated either as a stand-alone ASIC or as a part of System On Chip (SOC), for insertion into an ASIC design.
Product Specifications:
- Application: Supports virtually any Serial Data Transfer protocol
- Modes: Asynchronous, Isochronous, Monosynchronous, Bisynchronous, External Synchronous, SDLC and SDLC Loop
- Core: Fully synthesizable Register Transfer Level (RTL) VHDL
- Test Environment: Reusable VHDL with Back-to-back SCCs
- Targeted FPGA: Xilinx Virtex-4
- Clock Frequency: Guaranteed to work up to 50 MHz
For a complete listing of features and pricing of SI85SCC30-A Serial Communication Controller IP, please contact siliconcores@siliconinterfaces.com or visit the Silicon Cores web site at www.siliconcores.com
Availability
The SI85SCC30-A Serial Communication Controller IP is available now.
About Silicon Interfaces
Silicon Interfaces has experience in verification solutions and developing IPs for Fabric Channel Interconnect, Telecom and Networking domains, including Bluetooth Baseband, Gigabit Ethernet MAC, SONET Framer STS-1/3, 1394, USB2 Function Controller, USB On-The-Go, USB 2.0 OVA Checker AIP, Infiniband, 8530, 8051, 7990, UART, Rapid IO , 802.11 a/b/g MAC, PCI-Express, 10 Giga and SONET STS Framer –12. These IPs have had considerable maturity based on certification, targets to various FPGA devices and ASIC libraries, silicon area optimization, silicon prototyping and testing. Also available are OVA VIPs and an extensive driver development program which enables the company to offer a packaged solution to the customer. For more information please visit www.siliconcores.com
|
Silicon Interfaces Hot IP
Related News
- PCIe 5.0 SerDes PHY and Controller IP Cores for all High-End Serial connect Interfaces in advanced SoCs is available for immediate licensing
- Silicon Interfaces announces the release of its Verification Methodology Manual (VMM) based USB 2.0 SystemVerilog Verification IP
- Silicon Interfaces announces the release of its Open Verification Methodology (OVM) Based Gigabit Ethernet MAC SystemVerilog OVC
- Silicon Interfaces announces its OVM Based IEEE 1394 Link Layer Controller Verification IP
- Silicon Interfaces announces the release of its IEEE 1394 uVC Verification IP using Cadence IPCM Universal Reuse Methodology (URM)
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |