Nanoscale chip verification: a massively analog problem?
(11/05/2007 11:18 AM EST) -- EE Times
A while back, I moderated a panel entitled "The End of Traditional CMOS." This excellent discussion arrived at a somewhat optimistic conclusion: The rumors of the death of CMOS have been greatly exaggerated. The truth is, "simple" CMOS scaling has not been simple for a long time. Though it is getting harder, we have been dealing with new processes, materials, devices and circuits for decades, and we will continue to find appropriate process "enhancements." The trajectory of current manufacturing technology can reasonably be expected to get us to about 20 nm.
This brings us to the question, as "'traditional" CMOS manufacturing enables minimum geometries in the range of 10-100 nm, will "'traditional" CMOS verification enable us to deal with the manufacturing side effects that are found at these nanoscale depths? I submit to you that the answer is a resounding "No."
Each new technology node increases the number of available transistors geometrically; the time (and compute power) necessary to verify those transistors increases even faster. This by itself is not new. What is new (among other things, such as variability) is the increasingly analog nature of the problem: In the "good old days" of one-micron technology, interconnect hardly had to be considered for digital designs.
E-mail This Article | Printer-Friendly Page |
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- EDA Tools for Analog: Where Do I Go From Here?
- What's driving the acquisitions in the analog design realm?
- Is analog IC fab renaissance in the works?
- New Analog FastSPICE eXTreme technology boosts verification performance by up to 10X
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process