Shift in the integration equation
(12/24/2007 9:00 AM EST)
The trend of the semiconductor road map has always been to pack more functions on a single die through process shrinks and better processing, bolstered by a larger die itself. This is especially true on the digital side, where economies of scale are easily defined: early CPUs soon expanded to include various types of I/O, buffers, memory and more. But it has also been true on
the analog side, as the "complete" 12-bit D/A converter led to the "really complete" DAC with integrated output buffer and then the "really, truly complete" DAC with internal voltage reference.
At a recent meeting with a leading linear-IC vendor, however, engineers noted that chip-scale packaging (CSP) technologies may be upsetting this IC road map axiom.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence 3D-IC Advanced Packaging Integration Flow Certified by Samsung Foundry for its 7LPP Process Technology
- HyperSilicon Releases Xilinx- XCVU440 Based FPGA-Based Prototyping Platform for VLSI (Very Large Scale Integration)Verification
- Lattice Announces New Automotive Qualified Chip Scale 132 BGA Packaging for the LatticeXP2 Family
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free