TSMC Announces Multi-layer Mask Service
MLM service is another mask service TSMC offers beyond multi-project wafer prototyping service, CyberShuttleSM, and normal production tape-out to enable maximum customer flexibility. MLM is especially appropriate for prototyping single or multi-chip verifications or small volume production runs.
The MLM service reduces the number of masks used by placing images with the same mask grade from several mask layers onto one reticle. Consequently, customers only pay for the actual number of reticles made plus the data processing of each mask layer. A special in-fab IT system automates the reticle handling and the wafer process flow. The same wafer acceptance criteria used in normal mask sets are applied so wafers achieve identical process and quality results.
“Configuring four mask layers onto a single reticle generates the ideal cost-to-performance ratio,” said Ed Chen, senior director of Strategic and Service Marketing at TSMC. “The savings in mask costs enables our customers to enter advanced technologies with lower NRE investment. We emphasize flexibility so that companies can launch tape-out at anytime and, subsequently can carry out full package or board level development if needed.” he added. As of Q4’07, TSMC has successfully completed and delivered over a score of MLM service runs in 90nm, 80nm and 65nm, across different product segments.
About TSMC
TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry industry’s largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company’s total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.
|
Related News
- Open-Silicon Introduces Multi-Layer Mask Program: Reduces Mask Costs by up to 50% for 90nm and Smaller Lithographies
- ARM7-Based MCU With FPGA Interface to Multi-Layer AHB
- Verisity Upgrades AHB e Verification Component; AHB e Verification Component v2.0 Adds eRM Compliance, Plus Multi-Layer and AHB-Lite Support
- ARM Launches Multi-Layer AHB and AHB-Lite
- Synopsys Delivers Complete DesignWare Bluetooth Low Energy IP Solution with Link Layer and PHY on TSMC 40ULP Process for IoT SoCs
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |