SuperH names executives at RISC chip venture between Hitachi and STMicro
SuperH names executives at RISC chip venture between Hitachi and STMicro
By Semiconductor Business News
December 7, 2001 (8:45 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011207S0108
SAN JOSE -- SuperH Inc.--a developer of 32-bit and 64-bit embedded microprocessors--announced the completion of its executive staff. Established in July of 2001, SuperH is a joint venture between STMicroelectronics Inc. and Hitachi Ltd. SuperH is an independent entity that develops processor cores, based on Hitachi's SH-4 RISC technology. SuperH--which is based in San Jose--will be headed by Toshimasa Kihara, formerly general of the Microprocessor and IC Division at Hitachi. He is the CEO of SuperH. Meanwhile,Jean-Marie Rolland, a long-time veteran of STMicro, is the COO of the new venture.
Related News
- Hitachi-STMicro venture deliver first 64-bit RISC core that runs at 700-Mips
- Accelerated Technology Now Shipping code|lab Developer Suite for Hitachi's SuperH RISC Processors
- Hitachi, STMicro to develop 64-bit RISC for consumer apps
- STMicro, Hitachi plan new company to develop RISC cores
- Synopsys and Hitachi Demonstrate 3Gb/s SATA II Interoperability Between DesignwWare SATA Host IP Core and Deskstar Hard Drive
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |