Mentor ports design-for-test tools to 64 bits
Mentor ports design-for-test tools to 64 bits
By Stan Runyon, EE Times
March 28, 2000 (10:02 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000328S0006
PARIS Mentor Graphics Corp. rolled out the first 64-bit automatic test pattern generator (ATPG) tool suite today at the Design Automation and Test Europe (Date) 2000 Conference. An enhanced version of the company's FastScan tool, it runs on Sun Microsystems' 64-bit Solaris and Hewlett-Packard's 64-bit platform. Mentor also said it is porting other design-for-test tools to 64 bits, including FlexTest, DFTAdvisor and DFTInsight. Several of the company's front-end system-on-chip design suites already are available on 64-bit architectures. David Stannard, Mentor's ATPG product manager, said these 64-bit tools target not speed but capacity. "We've reached the point at which designs are too large to fit into the 32-bit addressing space," he said. Gary Smith, an analyst with Dataquest Inc., concurred. "You cannot design a 5-million-gate ASIC on a 32-bit operating system," he said. "Memory requirements alone are a deciding factor." B ut there should be some productivity gains to the designer, who now may avoid some partitioning, multiple runs or model changes forced by lack of capacity. Also, there is the increasing probability that long scan chains or clock domains a trend can be stitched together in a single pass. "We recently saw a design that had 100,000 scan elements," Stannard said. The inflection point for going to 64 bits, he said, kicks in at 3 million or 4 million gates. "We've seen that in other products porting to 64 bits," said Fred James, the EDA segment manager at Sun Microsystems. "That is, users are not required to partition the larger designs."
Related News
- Synopsys, Mentor spiff up design-for-test tools
- Mentor Graphics Design-for-Test Tool Successfully Implemented On Arm Core
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools
- Magma Unveils Talus ATPG and Talus ATPG-X – Expands Design-for-Test Capabilities with Physically Aware ATPG and On-Chip Compression
- LogicVision and Virage Logic team to integrate embedded test technology into embedded memory design-for-test solution <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |