MoSys, Inc. Announces Plan to Exit Analog/Mixed-Signal Product Lines
SUNNYVALE, Calif.--Dec. 10, 2008--MoSys, Inc., (NASDAQ: MOSY), a leading provider of high-density system-on-chip (SoC) memory, today announced that it has initiated a plan to exit its analog/mixed-signal product lines, which include the mixed-signal chip designs acquired from Atmel Corporation in 2007. The plan reflects the Company's initiative to exit unprofitable and non-core product lines, reduce losses from operations and focus on the development and licensing of its memory technologies. The Company expects to realize annualized cost savings of approximately $6.0 million. The board of directors has authorized management to pursue the sale of all or part of the assets associated with these product lines and this process is ongoing.
Additionally, as a result of this action, the Company will eliminate approximately 90 positions associated with the analog/mixed-signal design teams located in China and Romania. The Company expects to complete the headcount reductions and related activities by the end of the first quarter of 2009.
"Since my arrival at MoSys late in 2007, we have been conducting an in-depth evaluation of our technology, products and the markets we serve in order to accelerate the growth and expansion of our business. As a result of this evaluation, we have determined that the time and investment required to further support the analog/mixed-signal product lines is not in the best interest of the Company or its stockholders, especially when considering the current global economic environment," stated Len Perham, MoSys' President and Chief Executive Officer. "In particular, the continued deterioration of the economy has had a severe effect on consumer spending. This has caused the Blu-Ray market to decline considerably against projections and greatly reduced our opportunities to penetrate the analog intellectual property market. Today's announcement and the anticipated reduction in operating expenses will better position us to pursue additional growth opportunities in our core embedded memory business and to drive improved financial performance. We remain focused on leveraging our memory technology for strategic product and technology development to address the design challenges of our customers and foundry partners, as well as executing on our sales initiatives to secure additional license agreements and build our royalty streams."
The Company expects to record restructuring-related charges in the fourth quarter of 2008 of up to $3.3 million. It expects to incur costs of up to $1.5 million for severance benefits, lease obligations and other related expenses that will be paid in 2009. The Company believes non-cash asset impairment charges related to the exit will approximate $1.8 million.
About MoSys, Inc.
Founded in 1991, MoSys (NASDAQ: MOSY), develops, markets and licenses innovative embedded memory intellectual property (IP) technologies for advanced SoCs used in a variety of home entertainment, mobile consumer, networking and storage applications. MoSys' patented 1T-SRAM and 1T-FLASH technologies offer a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. MoSys' embedded memory IP has been included in more than 160 million devices demonstrating silicon-proven manufacturability in a wide range of processes and applications. MoSys is headquartered at 755 N. Mathilda Avenue, Sunnyvale, California 94085. More information is available on MoSys' website at http://www.mosys.com.
|
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Silicon Creations Named 2023 TSMC OIP Partner of the Year for Analog / Mixed-Signal IP
- Simplifying the Analog and Mixed-Signal IC Design Process
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
- Silicon Creations Named 2020 TSMC OIP Partner of the Year for Analog / Mixed-Signal IP
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |