EVE's New ZeBu-Server Offers Fast Compile Time
ZeBu-Serve Software Compiles 200-Million Gate Design in Less Than 10 Hours, One-Billion Gate Design in Less Than 12 Hours
SAN JOSE, CALIF. -- September 15, 2009 -- EVE, the leader in hardware/software co-verification, today said that its new emulation system ZeBu-Server offers fast compile times that range from five-to 30-million gates per hour on PC farms, depending on the design's complexity.
In a recent benchmark, ZeBu-Server software compiled a 200-million gate design in less than 10 hours, and a one-billion gate design in less than 12 hours.
With its fully parallel synthesis, partitioning and place and route features, ZeBu-Server can accelerate first-time compilation, while an incremental compilation capability speeds design changes. The compiler includes a multicore acceleration capability to break the linearity of the compile time on large designs and can increase compilation speed to a maximum of 100-million gates per hour on designs with hundreds of million gates.
ZeBu-Server offers automated, fast and incremental compilation from SystemVerilog, Verilog and VHDL register transfer level (RTL) code. As an interactive hardware/software debugging tool, it includes complete RTL signal waveform dumping and support for SystemVerilog Assertions.
Priced from $150,000, it is suitable for all system-on-chip (SoC) verification needs across the entire development cycle, from hardware verification, hardware/software integration to embedded software validation.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installation at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, System Verilog and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are located in San Jose, Calif.
|
Related News
- EVE's ZeBu-Server Proven Fastest Emulator on the Market
- EVE's ZeBu Emulation System Adopted by STMicroelectronics
- EVE's ZeBu-Server Supports Comprehensive Catalog of Verification Components
- EVE's ZeBu-Server Supports Smart Debug Methodology
- EVE's New Emulation System Supports High-Capacity Designs of Up to One-Billion ASIC Gates
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |