Novocell Semiconductor Announces the Development Of A Multi-Time Programmable Antifuse Bit Cell
2nTP antifuse technology bridges the gap between one-time programmable and Multi-Time Programmable non-volatile memories
Hermitage, PA. – December 2, 2009 – Novocell, an intellectual property (IP) provider to the semiconductor industry, known for its highly dependable antifuse technology, today announced the development of 2nTP, a new multi-time programmable (MTP) technology that allows the programming of its one-time programmable (OTP) antifuse bit cell up to eight (8) times. 2nTP can be configured as a two, four, or eight times write, and it is based on the NovoBlox™ bit cell, a non volatile memory (NVM) already proven at leading foundries.
"There has always been a gap between one-time programmable memories and multi-time programmable memories. What if the designer only wants to write it twice and doesn’t want to allocate silicon for multiple OTP blocks?" asks Novocell’s senior designer Walt Novosel.
"We see our customers needing to write two, four or even eight times, putting down multiple OTP instances for this functionality. The area impact becomes significant and decreases their design flexibility" said Steve Warner, Novocell’s President. “With the new 2nTP memory, users can save up to 300% in area on a four-times write block, versus using four individual OTP instances.”
About 2nTP Technology:
Novoblox, known as one of the leading OTP antifuse cells for its reliability, is patented and silicon-proven at major foundries. The new 2nTP technology is scheduled for release in 1Q2010 in ROM array sizes from 64 bits to 8Kbits.
About Novocell Semiconductor:
Novocell Semiconductor, Inc. specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell's design team has extensive experience in memory IP development, including SRAM, DRAM, EEPROM, Flash. The Novocell team released NovoBlox, its OTP product line, in 2006.
For more information, please contact Steve Warner, President at steve@novocellsemi.com or visit http://www.novocellsemi.com.
|
Silicon Storage Technology, Inc. Hot IP
Related News
- Novocell Semiconductor Announces the Release of 2nTP; the Industry's First Multi-Time Programmable Antifuse Bit Cell
- Novocell Semiconductor Announces NVM IP Tape Out at IBM 45nm – Brings 100 Percent Reliable Anti-Fuse One-Time Programmable Non-Volatile Memory to Advanced Node
- Novocell Semiconductor announces the expansion of the firm's one-time programmable non-volatile memory IP product line
- Novocell Announces the Development of NovoBits: an Antifuse Alternative to Polyfuse
- Kilopass Introduces Industry's First Embedded Multi-Time Programmable Non-Volatile Memory in 40nm Logic CMOS
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |