Tensilica Delivers New Design Flow Support for Synopsys' Galaxy Implementation Platform Technologies
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
New Flow Delivers 15 Percent Better Performance and Power
SANTA CLARA, Calif. - December 8, 2009 -Tensilica, Inc. today announced that it now provides out-of-the-box automated design flow support for key technologies within Synopsys' Galaxy
Implementation Platform, including DC Ultra RTL synthesis and IC Compiler place-and-route, for Tensilica's new Xtensa 8 and Xtensa LX3 dataplane processors (DPUs). This latest design flow provides up to 15% improvement in processor speed, area and power, in addition to faster design closure over previous Synopsys-based design flows, thus offering immediate benefits to Tensilica customers.
Tensilica delivers scripting support to help customers exploit advanced technologies provided by Synopsys' Galaxy platform, including Topographical technology, congestion driven placement, pin placement optimization, useful skew, and Zroute, which collectively provide high frequency with area-efficient layout.
"Tensilica's DPU IP cores are increasingly used in a variety of power-and-performance critical dataplane and signal processing applications," stated Steve Smith, senior director, platform marketing at Synopsys. "Galaxy's advanced synthesis, optimization and place-and-route technologies deliver a more efficient implementation for Tensilica-based designs."
"Synopsys has delivered on what it promised with DC Ultra and IC Compiler," stated Ashish Dixit, Tensilica's vice president of hardware engineering. "We have seen consistently better quality of results with these tools and anticipate that our customers will take full advantage of the support we provide."
About Tensilica
Tensilica, Inc. - the leader in customizable dataplane processors - is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Synopsys' Galaxy Design Platform Delivers Over 30% Leakage Power Reduction for Fujitsu Semiconductor's ARM-Powered Multi-Core
- Industry Leaders Achieve Significant Power and Performance Gains With Synopsys' Low Power Solution
- Synopsys Delivers Unified Solution for Digital and Custom SoC Designs
- Recore Systems Selects Synopsys' Galaxy Implementation Platform for Reconfigurable SoC Development
- TSMC Selects Synopsys Galaxy Implementation Platform for Integrated Sign-off Flow
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |