DOLPHIN Integration moving ahead towards Assertion-Based Verification with SLASH
Grenoble, France -- December 11, 2009 -- With the autumn 2009 releases of SLASH, DOLPHIN Integration is delivering a significant upgrade for automating specification-based design verification techniques. Indeed, the bundle SLASH - schematic editor SLED coupled with mixed signal simulator SMASH – now natively supports Property Specification Language (PSL) assertions to empower designers for performing Assertion-Based Verification (ABV).
PSL is a language based on the Sugar language which originated at IBM Haifa. It has been IEEE standardized as PSL in 1995. It aims at specifying design properties through assertions to ensure that a circuit meets its specifications.
The designer or the verification engineer can instantiate PSL assertions in his design and simulate them for validation purposes with the relevant options of both SLED and SMASH. Moreover, the SLED ABV option enables to automatically generate synthesizable hardware checkers which can be embedded in a test chip, an FPGA, a secure circuit or a mission critical circuit for real-time monitoring. The generated RTL views of PSL properties (in Verilog or VHDL) can be easily integrated into any design environment.
You are now able to easily design circuits with embedded monitoring capabilities!
For more information on PSL, feel free to download the presentation sheet or contact Nathalie Dufayard at solutions@dolphin.fr
The free discovery options of SMASH & SLED are available for download at:
- http://www.dolphin.fr/medal/smash/smash_download.php
- http://www.dolphin.fr/medal/sled/sled_download.php
|
Dolphin Design Hot IP
Related News
- Dolphin Integration brings relief to Assertion-Based Verification
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin Solutions Offers Full Availability of its Cloud Computing System After Successful Beta Program
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |