Altera Delivers Industry's First Integrated 100G EFEC Solutions for FPGAs
Enhanced Forward Error Correction Technology Accelerates Migration to 100G
San Jose, Calif., March 7, 2011—Altera Corporation (NASDAQ: ALTR) today announced availability of the industry’s first integrated, enhanced forward error correction (EFEC) IP cores optimized for high performance Stratix ® IV and Stratix V series FPGAs. The EFEC7 and EFEC20 are multi-dimensional IP cores developed by Altera’s Newfoundland Technology Centre (formerly Avalon Microelectronics) and specifically designed for 100G applications such as metro and long-haul optical transport networks (OTN).
Service providers today are upgrading their 10G metro and long-haul OTN networks to 100G speeds to support growing bandwidth requirements for video data, as well as planning for 400G in the future. In addition, these network backbones must operate over 25-50 percent longer fiber spans, while providing lower power, cost, and latency. Altera’s EFEC IP cores provide the required performance and error free delivery over longer distances.
“With the combined forecast of the 10G, 40G, and 100G transceiver and transponder market expected to grow to over $2 billion worldwide in 2014 (1), we are well positioned to provide high-performance flexible silicon platforms with customizable IP,” said Don Faria, senior vice president, Altera Communication and Broadcast Business Division. “Being the first to deliver an integrated, single source 100G solution allows us to ramp-up quickly to meet market demand for the next-generation optical networks.”
Altera’s EFEC7 and EFEC20 are ultra high gain, hard decision FEC cores that enhance 100G networks and provide the smallest FPGA-based EFEC implementation available in the industry today. The EFEC7 and EFEC20 leverage a Streaming Turbo Product Code BCH code (SPC-BCH) for best in class gain at the standard G.709. At 7 percent and 20 percent overhead ratio respectively, the EFECs provide increased transmission distance and lower transmission power. Altera’s SPC-BCH EFECs efficiently solve the implementation complexity issues associated with 100G data rates.
Learn more about Altera’s OTN solutions at www.altera.com/end-markets/wireline/applications/otn/wil-optical-transport-network.html or view Altera’s EFEC and other product demonstrations in Booth #1551 during OFC/NFOEC 2011 Expo, March 7-9, 2011, in Los Angeles, California, at the Los Angeles Convention Center.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Industry-proven Quartus II Software Delivers Up To 4X Faster Compile Times; Expands Support for 28-nm FPGAs
- Altera's OpenCL for FPGAs Program Delivers Dramatic Reductions in Development Times for Early Customers
- Altera's Stratix V FPGAs Break Through Performance Barriers with Industry's First Single-Chip, Dual 100G Transponder
- Altera's Quartus II Software Version 10.0 Delivers Unprecedented Performance and Productivity for High-End FPGAs
- Altera Starts Production Shipments of the Industry's First FPGAs with Integrated 11.3-Gbps Transceivers
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |