CAST Shipping New CAN Bus Controller IP Core
Woodcliff Lake, NJ, January 16, 2012 — A new core from semiconductor intellectual property (IP) provider CAST, Inc. adds new capabilities to the company’s long-time support for the Controller Area Network (CAN) Bus Protocol.
Sourced from partner Fraunhofer IPMS and available now, the CAN-CTRL CAN Bus Controller IP Core conforms to the latest, 2.0B CAN Bus Protocol and ISO ISO 11898-1 Data Link Layer specifications. Customers have fully tested products using the core against the ISO 16845 Road Vehicles CAN Conformance Test Plan to verify its correct and complete functionality.
“CAN has been a steady seller for us for many years, with a recent surge of growth for more demanding automotive control and communication systems,” said Nikos Zervas, vice president of marketing for CAST. “This new CAN controller core offers the features and performance designers are now requesting, coupled with the easy integration and tremendous support customers get with all CAST IP products.”
The ASIC or FPGA CAST CAN core implements a hardware controller for the CAN data link layer, handling data framing, transmission, reception and synchronization, and error reporting. The new core adds a configurable number of acceptance filters, a Single-Shot Transmission Mode for lower software overhead and faster buffer reloading, and several features similar to the PeliCAN mode of the popular Philips SIA1000 discrete chip. The latter include several important error diagnosis and system maintenance functions, including a programmable error warning limit and a listen-only mode for better data traffic analysis.
Learn more by calling +1 201.391.8300 or visiting www.cast-inc.com.
|
CAST, Inc. Hot IP
Related News
- CAST and Fraunhofer IPMS Introduce CAN XL Bus Controller IP Core
- CAN FD Plug Fest Shows Robust Operation of Controller IP Core by CAST and Fraunhofer IPMS
- CAN FD Bus Controller IP Core with ISO and non-ISO Compliance Available Now from CAST
- First CAN FD Bus Controller IP Core for ASICs & FPGAs Available Now from CAST
- Arasan announces the Industry's First CAN FD Light Bus Controller IP
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |