Creonic Celebrates 1,000 Downloads of its Open Source Viterbi Decoder IP Core
1,000 Viterbi Decoder IP Core Downloads in Six Months
July 16 2012 -- Today Creonic celebrates 1,000 downloads of its open source Viterbi decoder IP core from the OpenCores platform. "We are thrilled about the huge interest in our open source IP core", says Matthias Alles, CEO of Creonic. He adds, "It took less than six months to achieve this milestone".
The VHDL source code of the Creonic Viterbi decoder is published under the GPL license. It is adaptable to many standards of communications, e.g., GSM, UMTS, CDMA, WiMAX, and WiFi. The AXI4-Stream interface allows simple integration. Shortly after publication OpenCores awarded the IP core the OCCP certificate emphasizing that the core is stable and satisfies an abundance of quality criteria.
The publication under GPL makes it possible to use the IP core free of charge and enables the adaptation of the decoder to individual needs. Besides support, Creonic offers commercial licenses that grant the user of the IP core more rights than the GPL.
About Creonic
Creonic provides IP cores as ready-for-use solutions for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-C2, WiFi, UWB, and GMR. Our products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
|
Creonic Hot IP
Related News
- RISC-V Celebrates Upstreaming of Android Open Source Project RISC-V Port
- Creonic Releases 4G 1 Gbit/s Turbo Decoder IP Core for LTE and LTE Advanced
- Salamander Error Correction announces 1 Gbps Viterbi decoder
- LeWiz Open Source LVDS Transceiver Design
- New RISC-V processors address demand for open source and performance
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |