NTLab announces highly linear GPS/GLONASS/Galileo/BeiDou RF front-end with reduced power consumption
November 12, 2014 -- NT1051 is a dual-channel multi-frequency (L1/L2/L3/L5) mutli-system (GPS/GLONASS/Galileo/BeiDou) RF front-end. Manufactured in 0.18um TSMC BiCMOS technology, it provides operability of GNSS receiver even if interference power is 120dB higher than satellite signal.
The purpose of the design was to bring benefits of high-grade GNSS receivers to portable devices. To allow reliable navigation in presence of interference, NT1051 has a 1dB compression point (on RF input) of -40dBm. That allows stable tracking even if interfering signal is 120dB higher (compared to -160dB of typical tracking sensitivity) than satellite signal.
Simultaneously, portable devices require reduced power consumption. But there is always a tradeoff between receiver linearity and consumed current. So the task of combining high dynamic range with low consumption was successfully solved in NT1051 architecture. Resulting power consumption is below 60mW. To allow dual-antenna receiver configurations, NT1051 has two separate channels with common fractional frequency synthesizer.
|
Related News
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- GlobalFoundries and Qualcomm Sign Agreement to Deliver Advanced 5G RF Front-End Products
- RFaxis Expands Portfolio of CMOS RF Front-End ICs for Internet of Things (IoT)
- MIPI Alliance Updates its MIPI RFFE Interface for Mobile Device RF Front-End Architectures
- RFaxis to Unveil Family of RF Front-Ends for IEEE 802.11ac in Nanometer-Scale CMOS Technology
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |