NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the NAB Show
NGCodec will show its H.265/HEVC Encoder IP and PathPartner will show its H.265/HEVC Decoder IP
SUNNYVALE, Calif., March 29, 2016 -- NGCodec® will demonstrate the lowest latency real time Full HD H.265/HEVC video encoder running on a Xilinx® Kintex® UltraScale™ FPGA in its booth SU9615SUL in the upper South Hall. PathPartner Technology will demonstrate a real time H.265/HEVC video decoder running on a Xilinx® Zynq® 7000 series All Programmable SoCs FPGA in its booth SU14006 in the upper South Hall.
Ad |
HEVC/H.265 Main10 Profile Decoder IP for UHD(4K) Legacy Formats Decoder IP 4K, 4:2:0/4:2:2:/4:4:4, 8/10/12 bit HEVC Decoder |
"NGCodec and PathPartner Technology have been working together to guarantee interoperability and you can see NGCodec encoded bitstream delivering 50% reduction in bitrate over H.264/AVC being played by the PathPartner decoder at NAB," said Oliver Gunasekara, CEO & Co-founder of NGCodec.
"PathPartner offers highly efficient and scalable HEVC decoder IP on different programmable FPGA platforms," said Ramkishor Korada, EVP Business Development and Sales at PathPartner Technology.
"Xilinx is pleased with the collaboration between NGCodec and PathPartner Technology," said Aaron Behman, Director of Corporate Strategy and Marketing for Embedded Vision and Video at Xilinx. "H.265/HEVC is a key, but complex standard and having Xilinx Alliance Program member companies work together to address this technology ensures complete solutions are being brought to market."
OEMs looking for licensing of these solutions or to schedule a demo at NAB can reach out to sales@pathpartnertech.com.
|
Related News
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
- NGCodec demonstrates its H.265/HEVC Intra encoder on a Kintex-7 FPGA in the Xilinx booth at NAB Show
- NGCodec and Xilinx Demonstrate H.265/HEVC Video Encoder IP at NAB 2016
- PathPartner Technology and Accelize Announce Availability of HEVC / H.265 FPGA Decoder for QuickPlay Development Platform
- AMPHION targets DAC 2016 to demonstrate compact HEVC/H.265 hardware decoder IP using H.265 bitstreams from encoder IP innovator NGCodec
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |