EE Slashes CPU Design Cost
4.5B transistor tapeout for less than $1M
Rick Merritt, EETimes
10/5/2016 00:01 AM EDT
SAN JOSE, Calif. — One engineer, with a little help from contractors, taped out in less than a year a 4.5 billion transistor chip that on paper kicks out more GFlops/mm2 than Intel’s top-end processors. Andreas Olofsson says the Adapteva Epiphany-V shows a hundred-fold efficiency gain in the way chips can be designed.
Some of Olofsson’s gains come from the fact the research chip employs a single core replicated 1,024 times and much of the IP is an evolution from prior designs. Nevertheless, the chip used a state-of-the art 16FF+ TSMC process and fits into a compact 117mm2.
E-mail This Article | Printer-Friendly Page |
Related News
- Lattice Slashes Cost, Speeds Development of Mobile Devices With New Plug-In-&-Go USB iCEstick FPGA Evaluation Kit
- ChipX Slashes Cost of System-on-Chip Development With Hybrid ASIC
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Imagination's new Catapult CPU is driving RISC-V device adoption
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process