Real Intent Awarded U.S. Patent for Methods and Systems for Correcting X-pessimism in Gate-level Simulation or Emulation
Company's 7th patent addresses correcting X-pessimism in gate-level verification
SUNNYVALE, CALIF, USA -- June 7, 2018 -- Real Intent Inc. has been awarded U.S. patent 9,965,575 for methods and systems for correcting X-pessimism in gate-level simulation or emulation. This 7th patent by Real Intent is directed to its core technology for the functional verification and sign-off of digital logic used in design IP and SoCs. Gate-level netlist simulation treats unknown values ("Xs") pessimistically, producing results which are not the same as actual hardware and inconsistent with RTL simulation. Netlist sign-off is a key milestone prior to tape-out, and X-pessimism-free analysis is a key requirement for this milestone. Achieving accuracy in gate-level simulation is a major impediment to sign-off, which is Real Intent's primary focus.
"The award of this 7th patent demonstrates our technology leadership in digital verification, and our ability to innovate as we deliver best-in-class solutions for key problems like X-pessimism," said Dr. Pranav Ashar, Real Intent's Chief Technology Officer. "Our customers demand that X-pessimism correction be automatic, work on-the-fly, and deliver the scale and efficiency that makes full-chip gate-level analysis truly viable. Real Intent's solution ensures that hardware engineers see only the accurate circuit-behavior in verification, delivered via the fastest analysis that saves months of sign-off effort and gives them a key competitive edge."
About Real Intent
Real Intent is the industry leader in static sign-off of digital designs. Companies worldwide rely on Real Intent's innovative EDA software to accelerate early functional verification and sign-off at RTL and gate-level. Its intent-driven static technology powers solutions for clock and reset domain crossing analysis (CDC, RDC), cleaned-up RTL code, and X-pessimism correction, to ensure design success for SoCs and FPGAs. Real Intent products lead the market in performance, capacity and accuracy, and provide a faster time to tape out. Please visit www.realintent.com for more information.
|
Related News
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
- GLOBALFOUNDRIES Files Patent Infringement Lawsuits Against TSMC In the U.S. and Germany
- IFI CLAIMS Announces 2018's Top U.S. Patent Recipients
- Kandou Announces 100th Patent Grant by U.S. Patent Office
- IFI CLAIMS Announces 2017 Top U.S. Patent Recipients
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |