Omnitek Releases Highly Optimised 3D LUT IP for FPGAs
BASINGSTOKE, UK -- April 1, 2019 – Omnitek, a world leader in FPGA IP, today announced immediate availability of a unique 3D LUT for colour space conversions and conversion between nonlinear gamuts. This is a critical function in high-demand applications such as Rec. 709/2020 and SDR/HDR conversions, chroma keying and artistic effects such as sepia, black-and-white or vivid colour.
Implemented as IP for FPGAs or programmable SoCs, the 3D LUT makes very efficient use of the resources on these devices to support real-time processing of up to 4K UHD video at 120fps using Lookup Table (LUT) sizes of up to 65x65x65 and a colour depth of up to 16 bits for both input and output. The scalability of the design easily supports alternative configurations including extension to 8K.
Due to the flexibility of the FPGA, the 3D LUT IP can support a variety of different standards, throughput rates and resolutions to suit different application requirements and budgets. Furthermore, with the wide range of additional functions available from Omnitek such as Image Signal Processing, Warp, Blend and Stitch, the 3D LUT can be integrated into a complete system design on an FPGA with connectivity options including HDMI, SDI and V-by-One®.
Roger Fawcett, CEO at Omnitek, commented “We’ve seen a wide range of customer needs for 3D LUTs and are delighted now to be able to offer solutions not only to suit different technical requirements but also different engagement models. Depending on the customer’s level of expertise and resources, we can provide any level of support with the IP, right up to a full chip design or even a board-level design.”
More information is available at www.omnitek.tv/3d_lut_datasheet .
|
Related News
- Efinix Releases TinyML Platform for Highly Accelerated AI Workloads on Its Efficient FPGAs
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- InAccel Accelerates XGboost and releases the IP core for FPGAs
- InAccel releases world's first universal bitstream repository for FPGAs based on JFrog
- InAccel releases open-source Logistic Regression IP core for FPGAs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |