Silvaco CTO, Babak Taheri, to Present at IP-SoC Santa Clara, April 9
Santa Clara, CA - April 3, 2019
WHO:
Babak Taheri, CTO and EVP of Products, Silvaco, Inc.
WHEN:
Tuesday April 9, 2019 from 2:00 PM to 2:20 PM
WHERE:
Hyatt Regency Santa Clara
5101 Great America Pkwy, Santa Clara, CA 95054
WHAT:
"Next Generation of SoC Design flow ‐ From Atoms to System Solutions "
IP-SoC Santa Clara 2019 is the unique one day working conference fully dedicated to Silicon Intellectual Property (SIP) and IP-based Electronic Systems.
The event is the annual meeting in the Valley for IP providers and IP consumers to share information about Technology trends, Innovative IP/SoC products, Breaking IP/SoC News, IP/SoC Market evolution and more.
To register and attend the event click: REGISTER for IP-SoC Santa Clara
About Silvaco, Inc.
Silvaco Inc. is a leading EDA tools and semiconductor IP provider used for process and device development for advanced semiconductors, power IC, display and memory design. For over 30 years, Silvaco has enabled its customers to develop next generation semiconductor products in the shortest time with reduced cost. We are a technology company outpacing the EDA industry by delivering innovative smart silicon solutions to meet the world’s ever-growing demand for mobile intelligent computing. The company is headquartered in Santa Clara, California and has a global presence with offices located in North America, Europe, Japan and Asia.
|
Related News
- Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
- Numem Inc. Exhibits at IP-SoC Santa Clara 2019
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Silvaco Appoints Babak Taheri as Chief Technology Officer
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
Breaking News
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
E-mail This Article | Printer-Friendly Page |