Synopsys Design Platforms Enabled for Samsung Foundry 2.5D-IC Multi-Die Integration
Synopsys and Samsung Foundry Collaboration Delivers Customized Solution to Support 5G, AI, and HPC Applications
MOUNTAIN VIEW, Calif., Oct. 17, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today announced availability of design solutions to support Samsung Foundry's 2.5D-IC Multi-Die Integration (MDI™) on its 7-nanometer (nm) LPP (Low Power Plus) with extreme ultraviolet (EUV) lithography technology, known as 7LPP. The Synopsys Fusion Design Platform™ and Custom Design Platform enable quicker design prototyping and analysis to help designers address the time-to-market pressures associated with delivery to accelerating markets, such as 5G, artificial intelligence (AI), and high-performance computing (HPC).
"Coupling noise between multi-die and package causes unexpected performance issues, and addressing 2.5D-IC system problems at later design stages is more difficult as design complexity increases," said Jung Yun Choi, vice president of Foundry Design Technology Team at Samsung Electronics. "Samsung Foundry's MDI design flow, which integrates analysis and implementation for early-stage system-level pathfinding, enables our customers to overcome performance issues and achieve cost-efficient 2.5D-IC products. Through our collaboration, customers can pull in their schedule and achieve a performance-driven product while reducing turnaround time for problem-solving."
Key products and features of Synopsys' Fusion Design Platform and Custom Design Platform supporting Samsung Foundry's 7LPP 2.5D-IC MDI include:
- Fusion Compiler™ RTL-to-GDSII solution: Fully-automated silicon interposer routing, optimal automated placement and routing among microbumps, TSVs, and C4 bumps
- IC Compiler™ II place and route: Comprehensive support for interposer creation, inter-die placement and routing, and interposer channel and power routing
- RedHawk™ Analysis Fusion In-Design EM/IR: Seamless In-Design EM/IR analysis of multi-dies and silicon interposer, robust power delivery network design through cleaning missing via, open and short net correlated with ANSYS® RedHawk signoff analysis
- Custom Compiler™ design environment: Easy configuration setup based on powerful schematic view and auto SPICE deck generation for power and signal integrity analysis of HBM and high-speed interface (HSI) channels
- HSPICE® signal integrity analysis: Linear, transient, and StatEye analysis for PCIe Gen4
- FineSim® power and signal integrity analysis: AC and transient analysis for power integrity, crosstalk, jitter, and SSO analysis for HBM
"With increasing interest in multi-die integration for accelerating markets such as AI, HPC, and 5G, customers need new solutions because traditional manual design doesn't adequately address the latest power and signal noise challenges," said Michael Sanie, vice president of marketing and strategy for the Synopsys Design Group. "Synopsys' design solutions make a multi-die integration design environment easier and more efficient, and help Samsung Foundry customers deliver faster and higher-performing 2.5D-IC products."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Synopsys 3DIC Compiler Qualified for Samsung Foundry's Multi-Die Integration Flow, Accelerating 2.5D and 3D Designs
- Synopsys 3DIC Compiler Enables Samsung Tapeout of Advanced Multi-die Packaging of High-Bandwidth Memories for HPC Applications
- Synopsys Introduces 3DIC Compiler, Industry's First Unified Platform to Accelerate Multi-die System Design and Integration
- Synopsys Design Platform Enabled for TSMC's Multi-die 3D-IC Advanced Packaging Technologies
Breaking News
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- EDA toolset parade at TSMC's U.S. design symposium
- Altera in negotiation on private equity partner
- Arm China's ex-CEO sets up RISC-V company
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
E-mail This Article | Printer-Friendly Page |