Synopsys IC Validator, Running on AMD EPYC Processor Powered Azure Virtual Machines, Verifies AMD Radeon Pro VII GPU Design in Under Nine Hours
IC Validator delivers 40 percent lower cost of ownership with optimal utilization of cloud
MOUNTAIN VIEW, Calif., Aug. 20, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that its IC Validator physical verification solution running on Microsoft Azure completed a verification run of the AMD Radeon™ Pro VII GPU, which includes more than 13 billion transistors, in less than nine hours. The collaboration was powered by Azure HBv2 virtual machines, using the 2nd Generation AMD EPYC™ processors.
IC Validator utilized unique elastic CPU management technology to realize up to 40 percent savings in compute resources, achieving lower cost of ownership on cloud and ensuring resource availability for other critical jobs during tapeout.
"At AMD, on-time execution of our products is critical to supporting our goal of providing leadership products in high-performance computing," said Mydung Pham, corporate vice president, Silicon Design Engineering, AMD. "The AMD EPYC processor-based Azure HBv2 virtual machines are a great fit for high-performance workloads, and we are excited to see Synopsys use them to power its IC Validator solution, helping customers validate hardware and chip design in a short timeframe."
"Increasing design sizes and complexity in silicon design is driving the industry to think about the compute infrastructure differently," said Mujtaba Hamid, head of product, Silicon, Electronics and Gaming, at Microsoft Azure. "Taping out chips with exponentially growing transistor counts, on schedule, remains an imperative for the industry. Azure enables silicon design teams to do so in a secure and cost-effective manner through an EDA-optimized, scalable cloud infrastructure."
IC Validator is a comprehensive and highly scalable physical verification solution, that includes DRC, LVS, programmable electrical rule checks (PERC), dummy metal fill, and design-for-manufacturability (DFM) enhancement capabilities. IC Validator is architected for high performance and scalability, which maximizes utilization of mainstream hardware, using smart memory-aware load scheduling and balancing technologies. It uses both multi-threading and distributed processing across multiple machines to provide scalability benefits that extend to thousands of CPUs.
"Our focus is to provide our customers the fastest path to physical signoff closure, both in on-premise and in cloud environments," said Raja Tabet, senior vice president of engineering, Design Group at Synopsys. "With IC Validator, the industry's fastest physical verification solution, our customers can leverage Microsoft Azure cloud using AMD EPYC processors to signoff their chips with fast turnaround-time while ensuring optimal use of compute resources."
Customers can learn more about the benefits AMD sees in using Synopsys' IC Validator on Microsoft Azure cloud by attending the upcoming TSMC OIP Ecosystem Forum event on August 25, 2020 to listen to the Synopsys session on "Scaling Physical Verification Workloads on the Cloud."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Samsung Foundry Certifies Synopsys IC Validator for 5nm and 4nm Advanced Process Technologies
- Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
- Synopsys IC Compiler II Delivers First-Pass Silicon Success for Graphcore's Multi-Billion Gate AI Processor
- Think Silicon to introduce a new Inference Micro GPU Architecture based on RISC-V at Linley Fall Virtual Processor Conference
- GLOBALFOUNDRIES Qualifies Synopsys' IC Validator for Signoff Verification on 22FDX Platform
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |